English
Behavioral Design Drives Low-Power Silicon
By Brett Cline, Mike Meredith, Forte Design Systems
edadesignline.com (February 16, 2009)
Hardware designers adopt high level synthesis (HLS) for productivity benefits, and need the quality of results (QoR) to match or exceed what they can achieve with hand-constructed register transfer level (RTL) code. Historically, the most interesting QoR metrics have been limited mostly to circuit performance and chip area. As power consumption has risen in prominence as a dominant design criteria, it has also become a QoR metric of interest to HLS users.
Users of the new generation of high-level synthesis tools find that HLS can be used effectively to improve power consumption along with the other measures of circuit quality. Some of these improvements come from optimizations made by the HLS tool itself. Additional power reduction is achieved as a result of the inherent improvement HLS brings to the design flow, giving the designer the flexibility to easily experiment and identify the solution that consumes the least power.
High-level designers use a broad range of techniques to improve the overall power profile of their designs, including: power reduction by optimizing system architecture; micro-architecture exploration in the power dimension; high-level coding styles to reduce power; RTL coding styles for power optimization; and power optimizations made by HLS.
edadesignline.com (February 16, 2009)
Hardware designers adopt high level synthesis (HLS) for productivity benefits, and need the quality of results (QoR) to match or exceed what they can achieve with hand-constructed register transfer level (RTL) code. Historically, the most interesting QoR metrics have been limited mostly to circuit performance and chip area. As power consumption has risen in prominence as a dominant design criteria, it has also become a QoR metric of interest to HLS users.
Users of the new generation of high-level synthesis tools find that HLS can be used effectively to improve power consumption along with the other measures of circuit quality. Some of these improvements come from optimizations made by the HLS tool itself. Additional power reduction is achieved as a result of the inherent improvement HLS brings to the design flow, giving the designer the flexibility to easily experiment and identify the solution that consumes the least power.
High-level designers use a broad range of techniques to improve the overall power profile of their designs, including: power reduction by optimizing system architecture; micro-architecture exploration in the power dimension; high-level coding styles to reduce power; RTL coding styles for power optimization; and power optimizations made by HLS.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Synthesis Methodology & Netlist Qualification