Programmability in portable design: the five modes of motivation
powermanagementdesignline.com (June 03, 2009)
The last decade has seen rapid and permanent change in technology markets toward smaller, more portable systems; many large systems that once sat on a desktop are now portable, while portable devices that used to fit in a backpack or briefcase must now fit in a shirt pocket. This has brought many additional design demands, most obviously battery life. Time between recharging, once measured in hours, must now stretch for days.
Size and power considerations are now often the top priority in many system designs, but portability and long-lasting power can become conflicting design requirements. Design teams are continually challenged with packing more and more functionality into smaller and smaller packages, and then somehow squeezing enough power into the same package to keep everything running for days, weeks, or even months at a time on a single battery charge.
Meeting size and power requirements in portable devices typically requires application specific integrated circuits (ASICs). Increased market pressures comprising shortened development cycles and lower cost, however, make the time and expense required for ASIC development a high design risk. Taking time to design and debug an ASIC could lead to missing ever shrinking market windows, or drive development costs so high it's impossible to make a profit.
E-mail This Article | Printer-Friendly Page |
|
Microsemi Hot IP
Related Articles
- PRODUCT HOW-TO: Bringing programmability to portable design
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- The rise of FPGA technology in High-Performance Computing
- Understanding Interface Analog-to-Digital Converters (ADCs) with DataStorm DAQ FPGA
- FPGA Market Trends with Next-Gen Technology
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)