MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Image stabilizers: Utilizing DSP for more advanced, scalable stabilization algorithms
By Rajesh Pal, Manager of Video Infrastructure Solutions, Texas Instruments
Dr. Nitzan Rabinowitz, CTO, Human Monitoring
Ira Dvir, VP of research and development, Human Monitoring
videsignline.com (August 19, 2009)
Image stabilization remains a major challenge for video cameras, from high-end cinema and broadcast units down through consumer camcorders. Although a variety of technologies now exist to stabilize images, they are typically complex and come at a steep price, making them impractical for most applications.
Yet some end users often swallow that cost simply because the alternative can be more expensive. For example, an intricate shot on a movie set could cost hundreds of thousands of dollars to recreate if the first take can't be used because it turned out to be too shaky.
Of course, not every end user can justify that expense. So what's needed is a solution that can scale from the low end to the high end, with no trade-offs along the way in terms of price and performance. That's a tall order, but meeting it creates a huge market opportunity. For example, besides applications such as broadcast, cinema and consumer cameras, the technology also could be used in verticals such as government and security.
To understand why it's such a challenge, consider the two fundamental variables. First, there are frequently multiple people in close proximity of each other in a single frame, so the system must be able to differentiate between each of them.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Optimizing sort algorithms on DSPs
- Writing a modular Audio Post Processing DSP algorithm
- An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
- Scalable Architectures for Analog IP on Advanced Process Nodes
- Display Driver with on-chip frame buffer and a scalable image compression engine
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone