English
PRODUCT HOW-TO: Increase embedded processor efficiency through the use of distributed processing blocks
By Loren Hobbs, Cypress Semiconductor
Embedded.com (11/23/09, 11:13:00 PM EST)
In then the past few years we have seen multiprocessing systems become more mainstream, in fact most modern personal computer CPU's now feature symmetric multiprocessing systems (SMP), where multiple instantiations of the same processor share the processing burden of the applications running on the PC.
While SMP's are quite common today, we typically have not seen a shift towards multiprocessing in embedded computing. However, a new type of embedded design technique gives engineers the freedom to intelligently distribute processing functions across a digital subsystem.
This article will look at an example of the distributed processing technique using Cypress Semiconductor's PSoC 3 and PSoC 5 architectures, which consist of a main CPU (in this case an 8051 or ARM Cortex M3), a DMA engine, and array of Universal Digital Blocks (UDB).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Embedded flash process enhances performance: Product how-to
- PRODUCT HOW-TO: The care and feeding of embedded Linux running on MIPS CPUs
- PRODUCT HOW-TO: Doing embedded design with an Eclipse-based IDE
- PRODUCT HOW-TO: Use ARM DBX hardware extensions to accelerate Java in space-constrained embedded apps
- Casting a wide safety net through post processing Checking
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design