English
Improve functional verification quality with mutation-based code coverage
By George Bakewell, SpringSoft Inc.
edadesignline.com (December 07, 2009)
Despite advances in stimulus generation and coverage measurement techniques, existing tools do not tell the engineer "how good" the testbench is at propagating the effects of bugs to observable points or detecting incorrect operation that indicates the presence of bugs.
As a result, decisions about where to focus verification effort, how to methodically improve the environment, whether it is robust enough to catch most potential bugs, and ultimately when verification is "done" are often based on partial data or "gut feel" assessments.
This article discusses the application of mutation-based testing techniques to measure and drive improvement in all aspects of functional verification quality for simulation-based environments as a solution to these problems.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP
- Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP
- Multi-language Functional Verification Coverage for Multi-site Projects
- Functional Qualification - An Automated and Objective Measure of Functional Verification Quality
- Using Vera and Constrained-Random Verification to Improve DesignWare Core Quality
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification