English
DDR3 memory interface controller IP speeds data processing applications
By Sid Mohanty, Lattice Semiconductor
pldesignline.com (April 06, 2010)
DDR3 memory systems can provide a significant performance boost to a variety of data processing applications. However, compared to previous generations (DDR and DDR2), DDR3 memory devices have some new requirements. In order to fully capitalize on the benefits of DDR3 memories, it is important to have an efficient and easy to use DDR3 memory interface controller. A video processing application provides a good example of the key requirements of a DDR3 memory system and the features needed from a DDR3 Interface in similar stream-oriented data processing systems.
Video processing systems push data bandwidth requirements to the maximum: the more data that can be processed, the more cost effective the system becomes. Video aggregators and routers can process many video streams in parallel, so matching the data processing capabilities and video bandwidth requirements can be a challenge. FPGAs can provide a great deal of processing power by creating multiple video processors inside a single FPGA. The challenge then is to get data in and out of the FPGA as fast and efficiently as possible. A DDR3 memory system can, in many cases, provide enough bandwidth for these FPGA-based systems.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Avoid HPC Data Traffic Jams with High-Speed Interface IP
- At the edge of data processing
- Design Considerations for High Bandwidth Memory Controller
- Smart way to memory controller verification: Synopsys Memory VIP
- Metric Driven Verification of Reconfigurable Memory Controller IPs Using UVM Methodology for Improved Verification Effectiveness and Reusability
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)