Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
By Manuel Mota, João Risques, Synopsys
edadesignline.com (April 07, 2010)
Analog video interfaces are essential components of digital home and personal entertainment systems. This is mainly due to their ability to deliver very high image quality with very low power consumption while maintaining compatibility with most modern and earlier-generation video devices where analog video interfaces are the prevalent video interface. In the past, analog video interfaces were implemented using external components. With the proliferation of richer multimedia content in advanced consumer electronics such as DVD players, digital TVs and set-top boxes, integrating high-speed analog interface intellectual property (IP) — including analog video interfaces and other multimedia analog and digital interfaces — into systems-on-chip (SoCs) has become critical to achieve the necessary processing power and image quality.
Video formats can be divided into the following resolution categories: standard TV (PAL, NTSC, etc.), HDTV (e.g., 1080p) and widescreen VGA formats (e.g., 1920x1200) for PC graphics. All of these formats require the accurate transmission of color, brightness and synchronism information over a long cable. To accomplish this, the video transmitter must be able to transmit the video signal reliably and independent of the quality of the transmission cable. Conversely, the receiver must be able to accurately receive the signal and decode the synchronism information in order to re-create a high-quality image.
Maintaining competitiveness in today's consumer electronic products market requires integrating increased functionality into the same digital SoC, which, in turn, poses key design challenges in terms of power dissipation, form-factor reduction and ability to handle multiple video sources.
This two-part series discusses implementation of analog video interfaces that can be embedded into complex SoCs. Part one focuses on the transmitter part of the analog video interface, which is essentially a digital-to-analog converter with video performance, and discusses the characteristics of the source and of the transmission medium. Part two of this article provides a detailed review of the receiver part of the analog video interface, which is based on a video analog front-end. Key characteristics will be covered, highlighting the special features embedded into the IP that allow it to recreate a high-quality image on the destination side.
Particular emphasis is placed on the features embedded into the IP that provide SoC designers with high-quality, low-power and compact-area video solutions. These analog IP components can be easily integrated into a wide variety of SoCs that target video electronic products, making them an advantageous alternative to external components.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
- Delivering High Quality Analog Video Signals With Optimized Video DACs
- Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
- Defining standard Debug Interface Socket requirements for OCP-compliant multicore SoCs: Part 2
- Defining standard Debug Interface Socket requirements for OCP-Compliant multicore SoCs: Part 1
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)