English
The Need for Variable Precision DSP Architecture
By Suhel Dhanani, Altera Corp.
Programmable Logic DesignLine (05/05/10, 02:57:00 AM EDT)
Two fundamental trends driving the electronic infrastructure business are the need for higher data (and increasingly mobile) bandwidth and the need for higher resolution video. While somewhat distinct, these trends are overlapping in that video is the primary driver for the ever-increasing data bandwidth requirements. Cisco estimates that �all forms of video will account for close to 90% of consumer (Internet) traffic by 2012�.�
The need for increased data bandwidth inherently implies higher performance and higher precision data processing. More and higher resolution data needs to be processed, while maintaining stringent power and cost specifications. Conceptually Figure 1 shows that while processing performance/precision needs are going up�total system cost and power targets remain the same.
Figure 1. Increasing Processing with Strict Power and Cost Budgets
Video processing provides a very compelling case study of this trend. We have seen the video infrastructure gearing up to handle the processing of high definition (HD) video (up from standard definition or SD) and now even 4K (3D) video resolutions. As this transition takes place�the number of pixels that need to be processed per frame as well as the color depth (the pixel resolution) increases, thus enabling higher image quality.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- A MAC-less Neural Inference Processor Supporting Compressed, Variable Precision Weights
- Architecture-oriented C optimization, part 1: DSP features
- Design Challenges Drive Need for New Routing Architecture
- Embedded DSP Software Design Using Multicore a System-on-a-Chip (SoC) Architecture: Part 2
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow