Selecting the right Nonvolatile Memory IP: Applications and Alternatives
By Craig Zajac, Virage Logic
Embedded.com (05/24/10, 06:45:00 PM EDT)
New applications and use models are showing up every day for embedded nonvolatile memory and just as rapidly, new technologies and offerings are becoming available to service those needs. With the breadth of solutions available in the market today, it can become overwhelming for system designers to identify which option is best suited for their given needs.
Application Space Overview. Before starting down the path of evaluating the various options, it is critical to understand real requirements and use model of nonvolatile memory in the system. The two primary features of embedded nonvolatile memory are bit count and endurance cycles.
The endurance cycle specification defines the number of times the memory can be written / re-written. Bit count, also specified in bytes, is simply the amount of data that can be stored in a given block.
Other parameters such as supply voltage, power consumption, etc. are critical to some applications, but are generally secondary to bit count and endurance when looking at the entire landscape.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- The benefit of non-volatile memory (NVM) for edge AI
- The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
- Improving reliability of non-volatile memory systems
- Achieving High Performance Non-Volatile Memory Access Through "Execute-In-Place" Feature
- Selecting the right hardware configuration for the signal processing platform
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design