English
Give the people what they want: HLS for RTL verification
Shawn McCloud, Product Line Director HLS, Mentor Graphics
EETimes (7/21/2010 8:04 AM EDT)
As the manual RTL design flow stumbles under the burden of titanic designs, an excessive burden is placed on RTL verification teams to meet expectations for design cycle time and quality of results (QoR) in the hardware design flow. If not lifted, this truly Sisyphean endeavor will eventually sap the drive of the electronic design industry because verification is the bottleneck of modern design flows.
Instead of prolonging the painful process of finding numerous bugs in manually produced RTL code, EDA tool flows should provide relief by creating bug-free RTL designs through high-level synthesis (HLS) tools. This is not simply an exercise in utopian logic; an increasing number of RTL engineers demand it. A recent blind, worldwide survey found that verification is the primary reason for using high-level synthesis, because HLS makes it faster for engineers to verify their designs when compared to a more error-prone manual RTL implementation process.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Synthesis Methodology & Netlist Qualification