English
Harness speed, performance, signal integrity, and low current advantages of 65nm QDR family SRAMs
Jayasree Nayar, Cypress Semiconductor
EETimes (8/23/2010 12:36 PM EDT)
There is increased demand for SRAMs with faster speed, better performance, lower currents, and better signal integrity for next-generation networking applications. To keep up with this demand, the 65nm technology QDR families of devices have been introduced which offer significant advantages over 90nm technology-based QDR devices. This article describes in detail the advantages of the 65nm technology QDR family devices over their 90nm technology equivalent (See Table 1) and provides guidelines for simplifying the migration from 90nm to 65nm technology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- How to design 65nm FPGA DDR2 memory interfaces for signal integrity
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
- The Tradeoffs of Low Dropout (LDO) Voltage Regulator Architectures and the Advantages of "Capless" LDOs
- Bridging the gap between speed and power in Asynchronous SRAMs
- A High Density, High Performance, Low Power Level Shifter
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design