English
A developer's insight into ARM Cortex M debugging
Mark Kraeling, GE Transportation
EETimes (11/3/2010 1:00 PM EDT)
A software developer describes tips and tricks for using the built-in debugging options on the ARM Cortex M microcontroller. (Paper from ARM TechCon 2010.)
This paper focuses on the various hardware debug options that are available on ARM Cortex M microcontrollers. I explain the debug options from a software developer's point of view and demonstrate them using a standard ARM family tool. I also show specific debugging cases such as determining the cause of a reset and how you can find the cause using the different debug options. The paper will provide information that's useful when choosing the right debugging hardware for a project.
The paper provides an overview of the JTAG interface which ARM Cortex M is based, discusses the various interfaces that are available, and provides some tips and tricks to make debugging for the software developer easier.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- TI's MSP430 vs. ST Microelectronics' ARM Cortex-based processor for battery-powered apps
- Debugging hard faults in ARM Cortex-M0 based SoCs
- ARM intrusive debugging for post-silicon SoC validation
- Greater Debug of a SoC having heterogeneous ARM Core's
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution