Architecting hardware, software & communications for the electronic battlefield
Deepak Shankar, Mirabilis
EETimes (1/3/2011 11:03 PM EST)
Today’s defense systems contain broad requirements that encompass the design of a complex set of interconnected components that operate seamlessly across ground, air and space. Understanding the requirements, operating challenges and schedule to size and price the contract is a significant challenge. It is difficult to get an accurate estimate of the schedule and pricing solely by resorting to prior experience, building prototypes or even creating models of the algorithms.
Unknown and uncertain conditions can only be identified with a system simulation prototype that captures the operation of the entire system. The development of a functional virtual model that traces the end-to-end operations of the entire system, without adding the details of the algorithms, hardware implementation details and software code, is the only viable approach to test feasibility during the proposal writing phase and design specification.
New mandates are requiring that the Government be highly involved in the simulation phase. Simulation studies and the transfer of these models are a requirement of most proposals. In addition, these models must be correlated against the prototype system, used for specification, communication and operator training. The low-cost approach of Government and Defense contracts require extensive architecture exploration and conformance modeling for constraints such as processor utilization, memory sizing, communication systems and environmental impacts. The models must describe the hardware and software systems to maximize the modeling efforts to the unknown regions of the design. Models must be shareable with the government without huge investment from both sides for demonstration compliance and design superiority, either as part of the documentation or using a Web-based interface.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
- ISA optimizations for hardware and software harmony: Custom instructions and RISC-V extensions
- IoT security: hardware vs software
- Dealing with automotive software complexity with virtual prototyping - Part 2: An AUTOSAR use case
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)