English
Achieving first day multicore SoC software success
Update: ARM to Offer Cycle-Accurate Virtual Prototyping for Complex SoCs Through an Asset Acquisition from Carbon Design Systems (October 20, 2015)
Bill Neifert, Carbon Design Systems
EETimes (2/1/2011 2:01 PM EST)
The past few years have seen a dramatic shift in how companies design and market their system-on-chip (SoC) offerings. Designs that used to contain large amounts of homegrown or internal intellectual property (IP) are becoming increasingly reliant upon pre-built blocks from third-party suppliers. It’s not uncommon for a new SoC design to contain 80-90% of its content from outside suppliers.
This shift is forcing companies to rethink how their products are differentiated from competitive offerings. When the vast majority of the design is based upon components that can be used by anyone, how do you make your product stand out?
In response to this trend, companies are seeking differentiation in a few key areas, including architectural configuration, software features and time to market.
Architectural configuration is the process of assembling the SoC IP from disparate sources in such a way that the configuration options and overall layout maximize the designer’s goals that can range from faster throughput to lower power consumption to overall cost optimization.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
- Embedded DSP Software Design Using Multicore a System-on-a-Chip (SoC) Architecture: Part 2
- Embedded DSP Software Design on a Multicore SoC Architecture: Part 1
- Achieving multicore performance in a single core SoC design using a multi-threaded virtual multiprocessor: Part 2
- Achieving multicore performance in a single core SoC using a multi-threaded virtual multiprocessor: Part 1
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)