SoC realization: Finally the "Killer App" that will allow EDA to grow again?
Ajoy K. Bose PhD, Chairman, President and CEO, Atrenta
EETimes (5/11/2011 4:46 AM EDT)
There has always been much hand-wringing in the electronic design automation (EDA) business about growth. We look at the markets we serve – semiconductors and electronics – and see enticing upward-bound curves as electronics permeate more of our everyday lives. We discuss and debate how EDA should participate more fully in that trajectory, painfully aware of our single-digit growth rates. We constantly ask ourselves how EDA can participate more fully in the value chain that it enables. We search for our own version of the killer app, the iPad of EDA, that will finally ignite a dramatic take-off in sales.
It’s unlikely to happen, at least in a global and disruptive way like the iPad. Despite the never-ending need for innovation to deal with IC complexity, historically EDA has always been a replacement business serving a relatively finite market of users. When you have automation as part of your segment definition, we should expect that customers will only pay at best a small premium to what they can actually do themselves. We sell new tools that replace old tools to pretty much the same group of users. This has been predictable in the EDA classic perspective because the tool business has been tied tightly to Moore’s Law of shrinking geometries and increasing complexity. Evergreen, but a replacement business. These factors inherently limit the industry’s growth and prevent the emergence of any kind of consumer-driven home-run product.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)