English
Debunking the myth of the $100M ASIC
Andreas Olofsson, CEO, Adapteva
EETimes (10/3/2011 1:08 PM EDT)
A false belief that leading-edge chips cost up to $100 million to develop has severely decimated levels of venture capital investment in semiconductors, diminishing innovation in our industry and our economy. The fact is, engineers can create a profitable chip company with less than $2 million of total investment. I know because we have done it.
An exponential increase in mask costs is cited most often as the reason chips have become so expensive. Mask costs have risen from $100,000 to as much as $1-$3 million, but this factor alone cannot explain why some chips costs $100 million to develop.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- ASICs Bring Back Control to Supply Chains
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- Solving the problem of growing ASIC respins
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
New Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
- Accelerating RISC-V development with Tessent UltraSight-V
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- HDL Design Methods for Low-Power Implementation
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Design Rule Checks (DRC) - A Practical View for 28nm Technology