English
Time carefully the adoption of your next-generation processor
Can you maximize first-to-market opportunities and minimize the extra risks of early adoption?
Robert Cravotta, Embedded Insights Inc
EDN, October 6, 2011
One of the first expressions I learned as a young embedded-system developer was “Smart money avoids Version 1.0.” Back then, there was little expectation that even a compiler would be available to developers soon after the availability of a new processor. Working with a new processor or development tool meant your own development team would experience some of the growing pains of determining what worked properly and what work-arounds were necessary to get the system to do what it needed to do.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)