English
Keeping time on 40/100G networks with high-performance clocks
James Wilson, Silicon Labs
EETimes (12/12/2011 3:32 PM EST)
Networking service providers are significantly expanding their transmission network capacity to meet the burgeoning demand for bandwidth-intensive video and web-driven multimedia applications.
This application-focused demand is driving the migration from 10G to 40G and 100G high-speed optical links in both core and metro applications. Innovation is required on multiple fronts to deliver this capacity expansion at the lowest possible total cost of ownership (TCO) while maintaining network reliability and quality of service.
This network migration is being enabled by several new and exciting technologies such as coherent optics, which supports 40/100G transmission over existing or new fiber while eliminating the need for external bulk dispersion compensation modules.
Additional innovation is happening on the IC front, with both existing and startup semiconductor suppliers introducing 4 x 28 Gbps transmit and receive circuitry, pushing the speed and performance envelope.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- The rise of FPGA technology in High-Performance Computing
- Create high-performance SoCs using network-on-chip IP
- Why 400G/800G and Beyond Ethernet for High-Performance Computing Systems
- Building a high-performance, low-power audio/voice subsystem
- Optimizing high-performance CPUs, GPUs and DSPs? Use logic and memory IP - Part I
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)