Leverage Ethernet to improve passenger safety, comfort, and convenience
Timothy Lau, Broadcom
EETimes (1/19/2012 3:00 AM EST)
As homes become more digitally sophisticated, consumers are developing higher expectations for connectivity and greater levels of safety and comfort in their home away from home—their vehicle. As a result, in-vehicle electronics are growing in number and complexity, keeping step with technology advancements and capitalizing on consumer expectations for a connected driving experience.
Collision warning, comfort controls, infotainment and advanced driver assistance are just some of today’s sophisticated and diverse applications generating an increasing need for bandwidth and connectivity within and between in-vehicle networks. Answering these needs effectively is creating a significant competitive arena for innovation among automotive manufacturers and OEMs.
In such a market, vehicle electronics are no longer considered a series of distinct stand-alone components and are evolving into a more seamless in-vehicle network. By connecting through proven IP-based Ethernet technology, auto manufacturers have the means to bridge the gap between function and entertainment within a single network, while dramatically reducing connectivity cost and cabling weight.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
- A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet
- Maximizing ESD protection for automotive Ethernet applications
- New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
- IPs for automotive application - Functional Safety and Reliability
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)