English
Resistive RAM for next-generation nonvolatile memory
Bogdan Govoreanu, imec Leuven
EETimes (3/12/2012 1:25 PM EDT)
Since its introduction in 1988 by Toshiba1, NAND flash nonvolatile memory has undergone an unprecedented growth, becoming one of today’s technology drivers. Although NAND flash memory has scaled to 1x-nm feature sizes, shrinking cell sizes reduce the number of electrons stored on the floating gate. Resistive RAM (RRAM) provides an alternative. In this article, we review the main performance figures of hafnium-oxide (HfO2)-based RRAM cells4 from a scalability perspective, outlining their strengths as well as the main challenges ahead.
A NAND flash nonvolatile memory cell, usually a floating gate transistor, implements the memory function by charge stored on the floating gate. With a charge transfer mechanism onto/from the storage medium that relies on tunneling and a serial (string) architecture, NAND memory features high operating voltages (with associated chip area consumption for the on-chip voltage generation), rather long cell program/erase (P/E) times, and slow read-access times. These drawbacks are, however, compensated for by the very compact array architecture and extremely low energy-consumption-per-bit operation, which eventually enabled fabrication of high-density memory arrays, at low cost and with a chip storage capacity increasing impressively.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)