English
Bluetooth low energy v6.0 Baseband Controller, Protocol Software Stack and Profiles IP
A modeling approach for power integrity simulation in 3D-IC designs
Vinayakam Subramanian (Apache Design, Inc.) and Jairam Sukumar (Texas Instruments)
4/27/2012 10:10 AM EDT
Designing reliable three-dimensional (3D) system-on-chips (SoCs) is extremely complex, and critical for the next level of integration in silicon design. In 3D integrated circuit (3D-IC) vertical stacked-die architecture, individual die are connected directly by Through-Silicon-Vias (TSVs) and micro-bumps. Simulation of 3D-ICs for power integrity needs to model the 3D structure, including all the ICs and their TSV interconnects. Some challenges include modeling and integrating third-party application SoCs or memories into the current design framework and performing a complete analysis. This article outlines an approach for concurrent analysis of the 3D-IC power grid, as well as a chip model-based analysis, and how analysis based on a chip macro-model can yield the same results as concurrent full-chip analysis, resulting in significant runtime benefits.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A High Level Power modeling IP Methodology for SoC Design Based on FPGA Approach
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
- Analog and Power Management Trends in ASIC and SoC Designs
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Integration of power:communication interfaces in smart true wireless headset designs
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology