How to test carrier aggregation in LTE-Advanced networks
Dr. Stamatis Georgoulis Aeroflex Test Solutions
6/27/2012 8:28 AM EDT
For LTE-Advanced, 3GPP Release 10 introduced several new features to augment the existing LTE standard, and these are aimed at raising the peak downlink data rate to 1 Gbps and beyond, as well as reducing latency and improving spectrum efficiency. Targets have also been set enabling the highest possible cell edge user throughput to be achieved.
If the high data rate targets are to be met, LTE-Advanced will require a channel bandwidth that is much wider than the 20 MHz currently specified for LTE. This will not be possible with just a single carrier in the limited spectrum bands available to most operators. Consequently, carrier aggregation—the ability to combine multiple carriers scattered around the spectrum—will be a key measure to achieve the wider effective bandwidth that will be required, typically up to 100 MHz. This means that multiple carriers comprised of either contiguous or non-contiguous spectrum need to be added together to allow these wider channel bandwidths—and thus faster data rates—to be achieved.
Implementing carrier aggregation in a network will mean that operators and infrastructure vendors will require a test mobile equipped with carrier aggregation, ahead of real mobile terminals becoming available.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow