English
Case study: Using Spartan to support green energy development
Phillip Southard, PDS Consulting, LLC
9/11/2012 8:07 AM EDT
Product development for industrial applications involves extensive research and preparation in an environment of rolling deadlines and ever-evolving product specifications. While time-to-market for this sector may not be as short as it is for consumer electronics, products must ship quickly and with as many essential functions, features and potential hooks for the next generation as possible. Companies vie to be industry leaders in their respective competitive arenas—especially in new markets such as green power, which in their infancy and without defined leaders require pioneers to design, develop and deliver new products. Success depends not only on an inspired, dedicated team of engineers, advanced computing technology and new materials, but also on angel investors or government agencies to provide grants for promising approaches to improved energy generation, distribution, monitoring, metering and consumption.
In the fall of 2011, engineers from Princeton Power Systems (PPS), a New Jersey-based manufacturer of advanced power-conversion products and alternative-energy systems, demonstrated their latest green power product. This demand response inverter (DRI) was the result of a three-year collaboration between PPS, the United States Department of Energy and Sandia National Laboratories’ Solar Energy Grid Integration Systems (SEGIS).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Automation in IP based SoC development: Case study of a media processor subsystem
- An FPGA-to-ASIC case study for refining smart meter design
- Case study: optimizing PPA with RISC-V custom extensions in TWS earbuds
- UPF Constraint coding for SoC - A Case Study
- Formal Property Checking for IP - A Case Study
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC