English
Introduction to USB - Part I
Christian Legare, Micrium
EETimes (11/14/2012 12:20 PM EST)
Introduction to USB
This chapter presents a quick introduction to USB. The first section in this chapter introduces the basic concepts of the USB specification Revision 2.0. The second section explores the data flow model. The third section gives details about the device operation. Lastly, the fourth section describes USB device logical organization. The full protocol is described extensively in the USB Specification Revision 2.0.
A BRIEF HISTORY OF USB
The Universal Serial Bus (USB) is an industry standard maintained by the USB Implementers Forum (USB-IF) for serial bus communication. The USB specification contains all the information about the protocol such as the electrical signaling, the physical dimension of the connector, the protocol layer, and other important aspects. USB provides several benefits compared to other communication interfaces such as ease of use, low cost, low power consumption and, fast and reliable data transfer.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Introduction to USB -- Part III
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Agile Design for Hardware, Part I
- Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
New Articles
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
Most Popular
- System Verilog Assertions Simplified
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution