English
Address jitter and noise more effectively with DDR4, part1
Perry Keller, Agilent Technologies
EETimes (5/21/2013 12:15 PM EDT)
The latest generation of DDR memory, DDR4, doubles the speed of the current generation of DRAMs, DDR3, with end-of-life data rates of 3.2 GT/s. Compared to the first generation of DDR memory, which started out at 200 MT/s, DDR4 will be running almost 16 times faster. When DDR was first introduced thirteen years ago, the typical semiconductor feature size was 130 nm and a 2.5-V operating voltage was the standard. Now, devices promise to approach 14 nm feature sizes and 1 V operating voltages. The DRAM specs need to keep up. As DDR3 speeds approached 1600 MT/s and the DRAM data valid windows shrank from 800 ps at 600 mV to less than 60 ps at 270 mV, the DDR4 standards development team recognized the need to take a new approach.
To address the challenges posed by higher data rates, the DDR4 specification (JESD79-4) adopts several proven strategies from modern high-speed serial specifications like PCI Express and Super Speed USB. In fact, the DDR4 specification takes things one step further by providing a way for designers to allocate the system timing and noise budget between the controller, memory interconnect and the DRAM that is difficult, if not impossible, to accomplish with other high speed-interfaces.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Supply Noise Induced Jitter - Don't Let it Kill your Chip
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Specifying a PLL Part 2: Jitter Basics
- Transitioning from DDR4 to DDR5 DIMM Buffer Chipsets
New Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
- Accelerating RISC-V development with Tessent UltraSight-V
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- HDL Design Methods for Low-Power Implementation
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Design Rule Checks (DRC) - A Practical View for 28nm Technology