How to use ECC to protect embedded memories
Sandeep Kaushik, Synopsys
EDN (May 23, 2013)
The scaling of semiconductor technologies has led to a lower operating voltage in semiconductor devices, which, in turn, reduces the charge available on the capacitors for volatile memories. The overall effect of this is that devices are generally more sensitive to soft or transient errors, because even low-energy alpha particles can easily flip the bits stored in storage cells or change the values stored in sequential logic elements, producing erroneous results.
Increasing memory density, system-on-chip (SoC) memory content, performance, and technology-scaling combined with reduced voltages increases the probability of multi-bit transient errors. Notably, transient errors are no longer restricted to aerospace applications. Now applications such as biomedical, automotive, networking, and high-end computing are susceptible to transient errors and have a need for high reliability and safety.
Transient error sources are, in many cases, self-inflicted because alpha particles are commonly generated in materials adjacent to the chip, solders, and in the packaging. Due to the higher susceptibility to multiple-bit (multi-bit) transient errors, and an increasing requirement for high reliability, there is a greater need to mitigate transient errors in embedded memories. In this article we discuss transient error detection and correction methods using advanced error correction code (ECC) based solutions for embedded memories in order to meet the requirements of today’s high-reliability applications.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- How embedded FPGAs fit AI applications
- How FPGAs, multicore CPUs, and graphical programming are changing embedded design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)