How to verify control loop design
Steve Sandler, Analytical Engineering, Inc.
EDN (October 30, 2013)
The non-invasive stability assessment is a method that uses an output impedance measurement to accurately determine stability without access to the control loop. The non-invasive stability assessment, whether performed as a physical test or with a circuit simulation, is a fast, simple, and inexpensive means to verify or optimize any control loop design. This measurement is useful in almost all systems, though especially in high-speed, instrumentation, and RF systems. Improving stability reduces noise in a system, allowing better SNR, dynamic range, clock jitter and many other performance characteristics to be enhanced. Issues related to noise can be very difficult to trace and fix. Non-invasive testing is sometimes the only way to single out and eliminate potential stability problems.
As discussed in reference 1, the non-invasive stability assessment involves measuring the output impedance at the output of the regulator or switching converter. The phase margin is then determined mathematically from the characteristics of the output impedance. Following are four items you should know about the non-invasive phase margin measurement.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow