English
Efficient analysis of CDC violations in a million gate SoC, part 2
Sanymi Gupta , Aniruddha Gupta & Ankush Sethi (Freescale Semiconductor)
EDN (February 03, 2014)
Reset path
One interesting topic of discussion is whether to use synchronous or asynchronous reset in design. In synchronous reset design, we use reset signal in the D path of flop. Hence, the assertion of reset will only effect or reset the state of the flop on the active edge of a clock. In some designs, the reset must be generated by a set of internal conditions. A synchronous reset is recommended for these types of designs because it will filter the logic equation glitches between clocks. But if we have some issues or failure leading to unavailability of clocks then we will not be able to reset/initialize the system. Only an asynchronous reset would work in such a condition. However, we may face metastability issues if de-assertion of this asynchronous reset is not synchronized properly.
Need of de-assertion synchronization for asynchronous reset?
If the asynchronous reset is de-asserted within the setup or hold window of clock of flop then there could be metastability at the flop’s output. So we need to synchronize the de-assertion of reset.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Efficient analysis of CDC violations in a million gate SoC, part 1
- Analysis of RDC Paths for a million gate SoC
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 2
- Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
- Design planning for large SoC implementation at 40nm - Part 2
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution