English
Reduce Metastability With User Grey Cell-Based CDC Analysis
Shakeel Jeeawoody, Blue Pearl Software
EETimes (2/19/2014 04:38 PM EST)
In this column, I'd like to introduce a novel technique for Intellectual Property (IP) and FPGA/ASIC clock domain crossing (CDC) analysis using a Grey Cell methodology rather than the traditional Black Box methodology.
The growth of IP-based design
As design complexity escalates, designers increasingly rely on commercial or existing IPs to meet project deadlines rather than designing everything from scratch. According to Semico Research, over the next couple of years, the number of IPs per design will increase from an average of 50 to a staggering 180.
The difficulty of IP integration and design verification will undoubtedly grow exponentially. Even today, many design teams complain that it takes too long for integration and verification using existing methodologies. Just imagine the resulting dreadful situations as the number of IPs per design goes up. To alleviate these types of issues, EDA vendors need to provide breakthrough methodologies. Previously, Blue Pearl Software introduced the Grey Cell methodology, which was discussed at DAC 2012 and elaborated on in EETimes.
With the recently introduced User Grey Cell methodology, Blue Pearl enables IP providers and FPGA designers to reduce the risk of missing CDC issues. In this paper, we illustrate how the recently introduced patent-pending User Grey Cell methodology reduces metastability.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Efficient analysis of CDC violations in a million gate SoC, part 2
- Efficient analysis of CDC violations in a million gate SoC, part 1
- Solving the toughest problems in CDC analysis
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
- Design-Stage Analysis, Verification, and Optimization for Every Designer
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints