English
Understanding sigma delta ADCs: A non-mathematical approach
Mohit Khajuria, Prashant Goyal and L Gupta, Freescale
EDN (March 05, 2014)
In this paper, we will attempt to explain sigma delta converters with a non-mathematical approach, covering the basic concepts of noise shaping and oversampling, explained with the help of some examples. These concepts along with digital decimation filters are later incorporated together to reveal the magic behind sigma delta converters. This paper also covers the basics of first and second order sigma delta ADCs and how the order of the sigma delta modulator impacts the performance of the ADC.
Introduction
Nowadays, there are many applications that often require analog to digital converters with high resolution but not with high accuracy and that calls for sigma delta ADC’s. To understand sigma delta converters, one has to dive into control loop theory with complex mathematics involved in the frequency domain. But this article will try to make you understand very important concepts like noise shaping, oversampling and the whole magic behind sigma delta modulators that differentiates them from the rest of the converter architectures, avoiding as much mathematical complexities as we can to give you a feel of visualizing things moving.
In order to understand sigma delta ADCs, it is imperative to first understand the basic concepts of noise shaping and oversampling. Noise shaping is explained by using two analogies.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Characterizing Nanometer CMOS PLLs, Sigma-Delta ADCs and AGCs
- Understanding Interface Analog-to-Digital Converters (ADCs) with DataStorm DAQ FPGA
- Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
- Pipeline vs. Sigma Delta ADC for Communications Applications
- Fully Digital Implemented Delta-Sigma Analog to Digital Converter
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)