Sensor fusion enables sophisticated next-gen applications
Rich Collins, Synopsys
embedded.comm (June 01, 2014)
Although a novelty only a few years ago, sensors are now almost ubiquitous due to the explosive growth of smart devices. The ability to read and interpret environmental conditions such as pressure, temperature, and proximity is featured in many applications. Sophisticated sensor applications combine sensor data from multiple sources to provide a higher order of functionality. This practice is called sensor fusion. Combining an accelerometer, gyroscope, and magnetometer (compass) to create an accurate motion sensor is a prime example of sensor fusion.
Increasing complexity of sensor fusion algorithms requires additional processing capability and software overhead. To reduce impact on the applications processor, sensor functions are being handled by off-chip co-processors as well as integrated, on-chip subsystems. This article highlights some interesting sensor fusion applications, and the increasing need for IP solutions that support the necessary features for integration into a wide range of market applications where sensor fusion algorithms play an important role.
The growth of sensor fusion market
There has been significant growth in systems incorporating sensor fusion technology as more semiconductor suppliers integrate sensor interfaces into their system-on-chips (SoCs). Although motion sensing in smartphones is the most common example of sensor fusion implementation, these functions also are being incorporated into many different applications such as those found in the automotive, consumer electronics, and digital home markets. According to Semico research, the number of systems incorporating sensor fusion is predicted to grow from 400M units in 2012 to over 2.5B units in 2016 – an annual growth rate of almost 60%.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)