32G Multi Rate Very Short Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
The IP Story: From Shaky Start to Bright Future
Over the last few years, the third-party intellectual property (IP) market has had all the ups and downs of a typical startup venture. Some early IP providers looked only at potential profits and promised more than they could deliver. Engineers eager to embrace the concept of purchasing ready-made IP blocks were often frustrated when the technology that was supposed to speed the design cycle ended up slowing things down. Many soon discovered that the promise of IP was overstated when it couldn't be readily integrated, verified and reused. This instability has substantially changed the market for third-party silicon IP. While the overall size of this business has increased (25 percent in 2001, according to Gartner Dataquest), there has been a shakeout of weaker players, leaving only a few key IP vendors who are successful in each market segment.
Related Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Revolutionizing AI Inference: Unveiling the Future of Neural Processing
- Role of Embedded Systems and its future in Industrial Automation
- The Future of Safe and Secure Aerospace Systems
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
New Articles
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
Most Popular
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |