English
Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
Noam Dvoretzki and Zeev Kaplan, CEVA
embedded.com (July 22, 2014)
In MIMO antenna design, the maximum likelihood (ML) receiver has significant advantages, but these come at the price of implementation complexity.
The maximum likelihood (ML) receiver estimator solves the following equation:
For the sake of simplicity, let’s use a SISO single transmit and receive antenna configuration as an example. In this case, y is the signal sampled at the receiver, s is the transmitted symbol, and H is the channel impulse response describing the channel between the transmit antenna and receive antenna.
The receiver looks for the transmitted symbol s, which minimizes this absolute value:
in which s belongs to a group of finite values that are defined by the symbol modulation. For 64QAM modulation, for example, s can have 64 different values.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Ceva, Inc. Hot IP
Related Articles
- Designing optimal wireless basestation MIMO antennae: Part 1 - Sorting out the confusion
- Designing an ARM-based Cloud RAN cellular/wireless base station
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
- Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
- How to make virtual prototyping better than designing with hardware: Part 2
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)