English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
Noam Dvoretzki and Zeev Kaplan, CEVA
embedded.com (July 22, 2014)
In MIMO antenna design, the maximum likelihood (ML) receiver has significant advantages, but these come at the price of implementation complexity.
The maximum likelihood (ML) receiver estimator solves the following equation:
For the sake of simplicity, let’s use a SISO single transmit and receive antenna configuration as an example. In this case, y is the signal sampled at the receiver, s is the transmitted symbol, and H is the channel impulse response describing the channel between the transmit antenna and receive antenna.
The receiver looks for the transmitted symbol s, which minimizes this absolute value:
in which s belongs to a group of finite values that are defined by the symbol modulation. For 64QAM modulation, for example, s can have 64 different values.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Ceva, Inc. Hot IP
Related Articles
- Designing optimal wireless basestation MIMO antennae: Part 1 - Sorting out the confusion
- Designing an ARM-based Cloud RAN cellular/wireless base station
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
- Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
- How to make virtual prototyping better than designing with hardware: Part 2
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification