Low-loss compression of CPRI baseband data
Richard Maiden (Altera)
EDN (September 17, 2014)
Modern wireless infrastructure systems use fibers running a CPRI (Common Public Radio Interface) protocol to communicate frequency, phase, complex data, and control information. The demand for wireless data has, and is set to continue to increase exponentially. Both operators and equipment providers are seeking ways in which to minimize the capital investment and operational costs of running multiple high data rate fibers between baseband units and radio units.
This paper describes a method of using Mu-Law compression for Gaussian-like waveforms – for example, baseband IQ data, as used in CPRI interfaces. Mu-law compression is common in audio applications and is efficient to implement, but it has an excessive loss in fidelity for baseband signals. This paper describes offset-power-of-two schemes with a reduced number of segments to provide for an efficiently implemented lower Mu value more suited to baseband signals. This flexible compression scheme has 2:1 compression ratio for less than 1% EVM (Error Vector Magnitude) degradation on a standard LTE (Long Term Evolution) test waveform.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Data compression tutorial: Part 3
- Compression/decompression tradeoffs for data networking and storage
- Optimizing Communication and Data Sharing in Multi-Core SoC Designs
- VESA Video Compression on MIPI DSI-2 Enables Next-Generation Display Applications
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)