English
Fast, Thorough Verification of Multiprocessor SoC Cache Coherency
Adnan Hamid (Breker Verification Systems), Bill Neifert (Carbon Design Systems)
EETimes) 12/3/2014 06:30 PM EST
The evolution from chip to system-on-chip (SoC) has brought value to both the engineering community and end users. With the move to greater complexity, problems that were once isolated to individual design blocks are now system-level concerns. Cache coherency is just the latest of these concerns. Every SoC team is facing or will face this challenge. Cache coherency interacts with many aspects of SoC functionality. Proper verification requires fast cycle-accurate models and coherency-aware randomized stress test cases.
The reason for this major change is the rapid evolution of chip design and verification. Most large, complex chips now contain at least one embedded processor and qualify as SoC designs. Most SoCs contain multiple processors (possibly heterogeneous), and most multiprocessor designs now include caches to reduce memory latency and maximize system bandwidth. Further, in the latest generation of SoCs, designers are adding cache-coherent agents beyond the multiprocessor clusters.
Cache coherency, long regarded as one of the most complex verification challenges, is no longer an issue for CPU developers only. This article presents a highly automated approach to cache coherency verification at the SoC level: generation of test cases to stress every aspect of a multiprocessor, multi-memory, multi-level cache design. This solution requires no specialized knowledge of cache algorithms or of the underlying generation technology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- SoC design: When a network-on-chip meets cache coherency
- Get control of ARM system cache coherency with ACE verification
- Reusable Verification Infrastructure for A Processor Platform to deliver fast SOC development
- Early Interactive Short Isolation for Faster SoC Verification
- Adding Cache to IPs and SoCs
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology