FPGA-based FSK/PSK modulation
Ahmed Asim Ghouri, Embedded Strings Inc.
EDN (December 11, 2014)
Binary FSK(Frequency Shift Keying) and PSK(Phase Shift keying) are extensively used in telecommunication for digital data transmission. FSK/PSK modulator circuits usually employ analogue components such as VCO (voltage control oscillator), RF Mixer, and Level-shifter, with limited frequency range and whose performance drifts with variation in environmental temperature and duty cycle. An FPGA-based all-digital implementation ensures constant optimum performance and reconfigurability.
This article discusses practical application of a combined Binary FSK and PSK modulator. It highlights how embedded resources can be used to implement an all-digital FSK / PSK modulator, which modulates serial data transmission of a UART (Universal Asynchronous Receiver and Transmitter). In this application the modulation scheme targets Altera’s Cyclone-IV FPGA populated on a DE2-115 development board from Terasic and an HSMC (High Speed Mezzanine Card). A system block diagram shows how a LUT based NCO is used to generate the sine wave with varying frequency and then with varying phase. Extensive testing and its results are discussed to verify the modulation.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
New Articles
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
Most Popular
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology