1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Road to Auto Market Paved With Fault-Tolerant SoCs
Kurt Shuler, VP Marketing, Arteris
12/19/2014 12:20 PM EST
As the electronic processing capabilities of automobiles increases, more and more semiconductor companies are trying to enter the market.
Those who want to transition from the mobility or PC markets have a long journey ahead if they plan on entering the new segment with a design that meets all the required safety standards.
Fortunately, SoC developers can start this long journey with intermediate trips along the way.
By incorporating fault tolerant features within the SoC on-chip communications infrastructure, design teams do not have to bite off more than they can chew. They can implement measures that protect the data path first, which will then put themselves in a better position to reach the finish line and get their projects qualified.
Most design teams see the final destination as the ISO 26262 standard and then work backwards to try to meet its requirements, but that could make the journey fraught with frequent and unpredictable pit stops.
It is much better to design the product from the beginning with the intent of meeting functional safety requirements.
E-mail This Article | Printer-Friendly Page |
|
Arteris Hot IP
Related Articles
- The Growing Market for Specialized Artificial Intelligence IP in SoCs
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Meeting IP Requirements of New Auto SoCs
- SoCs face challenges on integration road
- Select the Right Microcontroller IP for Your High-Integrity SoCs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification