English
Sequential clock gating maximizes power savings at IP level
Ankur Krishna , chanpreet singh , Kshitij Bajaj , Ritesh Agrawal & Saurabh Shrimal (Freescale Semiconductor)
EDN (February 10, 2015)
Power Management is one of the major chip design challenges amongst all the dimensions of the design cycle. It poses problems for packaging, portability, & reliability (PPR), e.g.,“high system cost of fans – cooling, extending battery life & reduced electron migration” at later stage. Power saving and power dissipation calculation at a higher abstraction level than gate level becomes mandatory in this fast growing and restrictive time to market. Power explorations and its trade-off with area/timing becomes essential at the RTL abstraction level rather than waiting for this data after gate level runs. IP designers have a lot of flexibility to iterate to find ways to meet power budget at this point.
In this paper we talk about design exploration using the PowerPro tool. For analysis of power optimization based on this tool, we have included Advanced Driver Assistance System (ADAS) and cluster IPs with high speed processing requirements. These IPs have multiple complex operation requirements within a clock period, making them ideal candidates for power saving. The IPs under consideration are image processors, high-speed bus fabrics for a memory controller, display controllers, and video codecs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Achieving Low power with Active Clock Gating for IoT in IPs
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
- Designing low-power sequential circuits using clock gating
- Reducing power in AMD processor core with RTL clock gating analysis
- Power analysis of clock gating at RTL
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)