English
Understand LTE-A Release 12 transmitter architecture: Part 1
Damian Anzaldo, Maxim Integrated
EDN (March 06, 2015)
This two-part article series reviews new developments in the Fourth Generation Long Term Evolution (4G-LTE) cellular standard. The articles explore LTE-Advanced (LTE-A) Release-12 (Rel-12) features and their impact on eNodeB radio frequency (RF) transmitters. The articles reveal how analog integration can overcome design challenges arising from the latest 4G developments. A Glossary of Technical Terms is appended to the end of each article to help with acronyms.
This article examines market forces driving global adoption of the LTE standard and trends in 4G radio access technology. Topics include carrier aggregation (CA), spatial multiplexing, and active antenna systems (AAS). Part 2 of this series explores the analog integration challenges in 4G base stations. Rel-12 features such as wideband downlink CA, downlink multiple-input multiple-out (MIMO) spatial multiplexing, and AAS with embedded RF, present new design challenges in next-generation eNodeB radios. A disruptive bits-to-RF solution can help engineers shape alternative radio transmitter architectures. The discussion focuses on novel RF digital-to-analog converter (RF-DAC) technology that yields a single-chip, wideband RF transmitter solution.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- LTE-A Release 12 transmitter architecture: analog integration
- A Low Complexity Parallel Architecture of Turbo Decoder Based on QPP Interleaver for 3GPP-LTE/LTE-A
- Low-Power Intel Architecture Platform for In-Vehicle Infotainment - Part 1: Overview
- Picking the right MPSoC-based video architecture: Part 1
- Providing memory system and compiler support for MPSoc designs: Memory Architectures (Part 1)
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)