English
Subsystem IP: The Implications Reach Beyond the Chip
Ron Wilson, Altera
May 18, 2015
The appearance of subsystem-scale intellectual property (subsystem IP) cores a few years ago triggered a glacial shift in system-on-a-chip (SoC) design: slow, inexorable, but shoving before it a mound of unintended consequences. As cell-based SoCs and even FPGAs incorporating subsystem IP appear in real systems, we are seeing that those consequences extend even beyond the boundaries of the chip.
The concept of subsystem IP is unassailably appealing—it is simply an extension of design reuse further up the hierarchy. If reusing an interface block is good, why not reuse an entire audio subsystem, or machine vision subsystem, or whatever? In effect, we are picking up an entire modest-sized SoC, including its CPUs, accelerators, memory hierarchy, I/O controllers, and external interfaces, and instantiating it inside a larger chip.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
- Why 400G/800G and Beyond Ethernet for High-Performance Computing Systems
- eNVM towards 40nm and beyond
- Why the Memory Subsystem is Critical in Inferencing Chips
- Demystifying MIPI C-PHY / DPHY Subsystem
- Leverage always-on voice trigger IP to reach ultra-low power consumption in voice-controlled devices
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow