English
Giga-Scale Challenges Plague Memory Design
Zhihong Liu, CEO, ProPlus Design Solutions
EETimes (8/27/2015 00:01 AM EDT)
Advanced designs are more complex and larger than ever before and designers are balancing between accuracy and performance for large scale memory simulation and verification, fine-tuning options and settings for each circuit type
Advanced memory designers always use cutting-edge fabrication technologies for larger integration density and faster operating speed, while conserving low-power consumption. After all, memory chips are critical components that determine system performance and power.
Similarly, embedded memory IP is also the critical piece of the SoC puzzle, consuming more than 50% of the die area of a chip. No matter what type of memory IP or memory IC –– DRAM, SRAM or flash –– greater design complexity is creating massive, giga-scale challenges, which are the last thing circuit designers need or want.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)