Meeting IP Requirements of New Auto SoCs
Ron DiGiuseppe, Synopsys
9/1/2015 00:00 AM EDT
To implement the advanced protocols required to meet high performance operation, the ADAS SoCs use design and process technologies that are more stringent than most high-end consumer applications.
Advanced Driver Assistance Systems (ADAS) are the fastest growing automotive applications.
Gartner[1] reported this market will increase “from $5.6 billion in 2014 to $10.2 billion in 2018, and that it will achieve a compound annual growth rate (CAGR) of 17.1% between 2013 and 2018.
Accordingly, related semiconductor consumption will increase from $1.38 billion to $2.4 billion during the same period, with a CAGR for 2013 to 2018 of 15.5%.”
The increasing demand for safety-critical driver assistance systems for pedestrian detection/avoidance, lane departure warning/correction, traffic sign recognition, surround view, drowsiness monitoring and other applications (Figure 1) requires a new class of semiconductor SoCs.
Fueled by consumer interest and government regulations to improve road safety, auto makers are requiring Tier 1 and semiconductor suppliers to develop SoCs that incorporate the latest multimedia standards, run multiple vision base algorithms, and combine image and radar system sensor data.
To implement the advanced protocols required to meet high performance operation, the ADAS SoCs use leading edge design and process technologies that are more stringent than most high-end consumer applications.
Designers of this new class of ADAS SoCs rely on IP suppliers to help overcome the challenges of implementing the application-specific IP requirements as well as meet the robustness, reliability and safety requirements of automotive applications in shortening design and maturation cycles.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
- Road to Auto Market Paved With Fault-Tolerant SoCs
- Growing audio requirements in SoCs
- Multicore SoCs change interconnect requirements
- Defining standard Debug Interface Socket requirements for OCP-compliant multicore SoCs: Part 2
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Synthesis Methodology & Netlist Qualification
- Streamlining SoC Design with IDS-Integrate™