Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
Maithil Pachchigar, Analog Devices
EDN (November 17, 2015)
Multiplexed data acquisition systems (DAS) utilized in industrial process control, portable medical devices and optical transceivers need increased channel density, where the user wants to measure the signals from multiple sensors and monitor and scan many input channels in to a single or several ADCs. The overall benefit of multiplexing is fewer number of ADCs per channel required, saving print circuit board (PCB) space, power and cost. Some systems in automated test equipment and power-line monitoring applications demand dedicated track and hold amplifier and ADC on per channel basis for simultaneously sampling the inputs to obtain increased sampling rate per channel and to preserve the phase information at the expense of additional PCB area and power.
System designers make trade-offs based on performance, power, space, and cost requirements in their end application. They select one of the converter architectures and topologies and implement their signal chain using either discrete or integrated components available in the market. The figure 1 shows a simplified block diagram of multiplexed DAS that monitor and sequentially sample various sensor types. Sometimes signal chains utilize either buffer amplifier or programmable gain amplifier between the multiplexer and ADC.
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
- Accelerating RISC-V development with Tessent UltraSight-V
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints
- Layout versus Schematic (LVS) Debug