ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
Maithil Pachchigar, Analog Devices
EDN (November 17, 2015)
Multiplexed data acquisition systems (DAS) utilized in industrial process control, portable medical devices and optical transceivers need increased channel density, where the user wants to measure the signals from multiple sensors and monitor and scan many input channels in to a single or several ADCs. The overall benefit of multiplexing is fewer number of ADCs per channel required, saving print circuit board (PCB) space, power and cost. Some systems in automated test equipment and power-line monitoring applications demand dedicated track and hold amplifier and ADC on per channel basis for simultaneously sampling the inputs to obtain increased sampling rate per channel and to preserve the phase information at the expense of additional PCB area and power.
System designers make trade-offs based on performance, power, space, and cost requirements in their end application. They select one of the converter architectures and topologies and implement their signal chain using either discrete or integrated components available in the market. The figure 1 shows a simplified block diagram of multiplexed DAS that monitor and sequentially sample various sensor types. Sometimes signal chains utilize either buffer amplifier or programmable gain amplifier between the multiplexer and ADC.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
New Articles
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
Most Popular
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology