English
Automated Power Model Verification for Analog IPs
By Sierene Aymen and Hartmut Marquardt, Mentor Graphics
Eliminating manual work during power intent verification of analog IPs reduces susceptibility to risks created by human error.
Creating macro power models for analog intellectual property (IP) blocks is essential to enable the chip assembly group to effectively integrate these blocks within their place and route environment. These macro models, which define power domains, identify IP ports as signal, power, ground, or trivial ports, and describe the associations of signal pins to power supply pins. Due to their complexity, and the unlimited design freedom of full custom designs, there is no algorithmic solution for the automated generation of these macro power models, so they must be developed manually by designers. However, that leaves them susceptible to human mistakes and oversight. Errors in these power models can have a wide array of possible effects on the circuitry, from slight performance effects to extreme damage to the IPs.
However, developing an automated flow for power intent verification is not only possible, but practical. By automating the verification of macro power models we can at least find and eliminate any errors in a timely and accurate manner during circuit qualification.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Efficient Verification and Virtual Prototyping of Analog and Mixed-Signal IP and SOCs Using Behavioral Models
- Automated Formal Verification of OCP based IPs using Cadence's OCP VIP library
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
- Achieving Unprecedented Power Savings with Analog ML
- Analog and Power Management Trends in ASIC and SoC Designs