English
Neural Networks and the Rings of Power
Ron Wilson, Altera
In the dark world of J.R.R. Tolkien’s Lord of the Rings, the Dark Lord commanded the creation of a set of golden rings that embodied and projected his power. One in particular (Figure 1) held power over the others, with the ability to find them and bring them together.
If you follow reports in the press, you might see an analogy in the growing power of deep learning algorithms. Convolutional Neural Networks (CNNs) in particular seem to have completely triumphed in their realm. They have crushed all other algorithms in the ImageNet visual recognition challenge, so thoroughly that it appears the only remaining issues are implementation details such as the number of layers in the network. And CNNs have won a seemingly permanent place in a range of more worldly systems, from self-driving cars to Go-playing computers. CNNs are the answer of the hour—the algorithm which seems to be summoning together and dominating all other work in artificial intelligence. - See more at: http://systemdesign.altera.com/neural-networks-rings-power/#sthash.kbACajgG.dpuf
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Neural Networks Can Help Keep Connected Vehicles Secure
- The realities of developing embedded neural networks
- Pyramid Vector Quantization and Bit Level Sparsity in Weights for Efficient Neural Networks Inference
- Machines can see, hear and analyze thanks to embedded neural networks
- Wind Turbine Fault Detection Using Machine Learning And Neural Networks
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)