English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Nine effective features of NVMe VIP for SSD storage
Saurabh Sharma, Mentor Graphics
Tech Design Forums (December 20, 2016)
Over the last decade, the amount of data stored by enterprises and consumers has increased astronomically. For enterprise and client users, this data has enormous value but requires platform advancements to deliver the needed information quickly and efficiently.
As enterprise and client platforms continue to evolve with faster processors featuring multiple cores and threads, the storage infrastructure also needs to evolve.
Since solid state drives (SSD) reached the mass market, SATA has become the most common way of connecting SSDs in PCs. However, SATA was designed primarily for interfacing with mechanical hard disk drives (HDDs) and has become increasingly inadequate as SSDs have improved. For example, unlike HDDs, some SSDs are limited by the maximum throughput of SATA.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- NVMe/TCP Improves Data Storage
- NVMe IP for Enterprise SSD
- Conquering the challenges of PCIe with NVMe in order to deliver highly competitive Enterprise PCIe SSD
- OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
- Optimizing Analog Layouts: Techniques for Effective Layout Matching
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow