English
In-Memory Computing Versus Data Center Networks
Ron Wilson, Intel FPGA
June 20, 2017
For data-center architects it seems like a no-brainer. For a wide variety of applications, from the databases behind e-commerce platforms to the big-data tools in search engines to suddenly-fashionable data analytics to scientific codes, the dominant limitation on application response time is storage latency. But DRAM keeps getting denser, and solid-state drives (SSDs) cheaper. And a new class of memory devices—storage-class memory (SCM)—promises to put enormous amounts of memory on server cards. So why not just make all the data for these problem applications memory-resident, and eliminate disk and even SSD latency altogether?
The notion fits well into the shifting needs of data-center workloads. Many are becoming more sensitive to user-level response time, as users show increasing willingness to abandon a search, an online purchase, or a content view after only a few seconds’ delay. And the emergence of real-time constrains, as machine-learning or data-analytic functions are included in control systems—notably for autonomous vehicles—puts an extra urgency on latency questions.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow