Learning from the Next-Gen Firewall
Ron Wilson, Intel FPGA
September 13, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try to slip through: cyber attacks. They may seek to interfere with applications, steal private data, recruit servers into bot nets, infect data-center clients, encrypt and ransom vital files, or even do physical harm over the IoT. They are always out there, probing for an opening, altering their disguises, trying novel attacks.
Between our world and this mayhem stand firewalls—layers upon layers of defenses built over historically shaky foundations, always trying to catch up with the attackers. Over the years firewalls have grown from light-weight software packages into multilayered, hardware-reinforced defenses in depth. They have marshalled new computing technologies. And by watching their continuing battle, we can get an understanding of what security will mean, not just in data centers, but at the edge of the IoT—in edge computing and in endpoints.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Layout versus Schematic (LVS) Debug
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design