55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Improving performance and security in IoT wearables
By Pritesh Mandaliya, Cypress Semiconductor
Many IoT applications – including connected cars, factory automation, smart city, connected health, and wearables – require nonvolatile memory to store data and code. Traditionally, embedded applications have used external Flash memory for this purpose.
However, as modern semiconductor technology faces challenges in scaling and cost as it moves to smaller geometries, it has become increasingly difficult to embed Flash memory within the host SoC. Therefore, future MCU or SoC designs are targeting system-in-package (SiP) or the use of external Flash. This trend does not address the needs of IoT applications like wearables because of their small form factor, strict cost constraints, and low-power related requirements.
To address these issues, Flash memory manufacturers are developing architectures that optimize size and power consumption. At the same time, they are introducing important new capabilities that support greater endurance, reliability, security, and safety.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
- IoT Security: Exploring Risks and Countermeasures Across Industries
- How to achieve better IoT security in Wi-Fi modules
- How PUF-based RoT Can Solve IoT Security Issues
- Basics of SRAM PUF and how to deploy it for IoT security
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification