AI Edge Inference is Totally Different to Data Center
By Geoff Tate, Flex Logix
EETimes (July 23, 2020)
While inference accelerators started out primarily in the data center, they have quickly moved to edge inference with applications such as autonomous driving and medical imaging. Through this transition, customers are finding out, often the hard way, that the same accelerator that did so well processing images in the data center fails badly in edge inference. The reason for this is simple: one processes a pool of data while the other processes a stream.
Streaming throughput is when you process at batch = 1 and a pool is when you process batch = many. In the data center, customers are typically processing pools of data such as photos that are being tagged. The goal is getting through as many photos as possible with the least amount of resources and power consumption, and best latency.
Edge inference applications, on the other hand, need to process a stream of data. These customers usually have a camera that is producing 30 frames per second and each frame is typically 2 megapixels. Typically, that works out to be 33 milliseconds per image for about 30 frames per second. When you have an image that is coming in from a stream, how it is processed depends on what it needs to do.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)